A Novel 3D Stacked Vertical-Channel High-Voltage Peripheral Transistor for Largely Scaled the WL Driver Circuit of 1000-layer 3D NAND Flash
Teng-Hao Yeh; Hang-Ting Lue; Wei-Chen Chen; Keh-Chung Wang; Chih-Yuan Lu
- Published
- Publisher
- IEEE
- Journal / collection
- 2025 IEEE International Memory Workshop (IMW)
- Research area
- Semiconductors
- Source type
- Conference paper
- DOI
- 10.1109/imw61990.2025.11026955
The original publisher provides the full text and its access options.
Cite this source
Teng-Hao Yeh; Hang-Ting Lue; Wei-Chen Chen; Keh-Chung Wang; Chih-Yuan Lu. A Novel 3D Stacked Vertical-Channel High-Voltage Peripheral Transistor for Largely Scaled the WL Driver Circuit of 1000-layer 3D NAND Flash. 2025 IEEE International Memory Workshop (IMW). 2025-05-18. https://doi.org/10.1109/imw61990.2025.11026955