High-Data-Retention 6T SRAM with Dual Sleep-Transistor Power-Gating and Duty-Cycle Aware Energy Analysis for Low-Power IoT Application
Varshitha K.; Boya Sri Vyshnavi Valmiki
- Published
- Publisher
- Inventive Research Organization
- Journal / collection
- Journal of Electronics and Informatics
- Research area
- Semiconductors
- Source type
- Journal article
- DOI
- 10.36548/jei.2026.1.003
The original publisher provides the full text and its access options.
Cite this source
Varshitha K.; Boya Sri Vyshnavi Valmiki. High-Data-Retention 6T SRAM with Dual Sleep-Transistor Power-Gating and Duty-Cycle Aware Energy Analysis for Low-Power IoT Application. Journal of Electronics and Informatics. 2026-03-20. https://doi.org/10.36548/jei.2026.1.003