Skip to content
Independent research & intelligence
OPEN VARIABLE

Evidence-First Signal Intelligence

Menu

Research literature / Conference paper

A Novel 8-Transistor Full Adder with Reduced Power Consumption using 32nm CNTFET

Syed Saleem; Subhashini Kodur; O. Homakesav; Swetha Pulimi; Thammisetty Sasi Priyanka; Pola Sruthi

Published
Publisher
IEEE
Journal / collection
2025 6th International Conference on IoT Based Control Networks and Intelligent Systems (ICICNIS)
Research area
Semiconductors
Source type
Conference paper
DOI
10.1109/icicnis66685.2025.11315700

Read the original source ↗

The original publisher provides the full text and its access options.

Cite this source

Syed Saleem; Subhashini Kodur; O. Homakesav; Swetha Pulimi; Thammisetty Sasi Priyanka; Pola Sruthi. A Novel 8-Transistor Full Adder with Reduced Power Consumption using 32nm CNTFET. 2025 6th International Conference on IoT Based Control Networks and Intelligent Systems (ICICNIS). 2025-12-15. https://doi.org/10.1109/icicnis66685.2025.11315700

Download RIS