Skip to content
Independent research & intelligence
OPEN VARIABLE

Evidence-First Signal Intelligence

Menu

Research literature / Conference paper

Design and Optimization of a Hybrid ALU Using CMOS, Pass Transistor Logic, and Transmission Gate Logic for Low-Power Applications

Adithya Kusumanchi; Mani Shankar; K. Venkata Rao Challa; N. Subhashini

Published
Publisher
IEEE
Journal / collection
2025 International Conference on Communication and Smart Devices (ICCoSD)
Research area
Semiconductors
Source type
Conference paper
DOI
10.1109/iccosd66074.2025.11348323

Read the original source ↗

The original publisher provides the full text and its access options.

Cite this source

Adithya Kusumanchi; Mani Shankar; K. Venkata Rao Challa; N. Subhashini. Design and Optimization of a Hybrid ALU Using CMOS, Pass Transistor Logic, and Transmission Gate Logic for Low-Power Applications. 2025 International Conference on Communication and Smart Devices (ICCoSD). 2025-07-25. https://doi.org/10.1109/iccosd66074.2025.11348323

Download RIS