MuSTNet: SAT-based Exact Multi-Stage Transistor Network Synthesis with Placement Awareness
Jiun-Cheng Tsai; Wei-Min Hsu; Kuei-Lin Wu; Hsuan-Ming Huang; Jen-Hang Yang; Heng-Liang Huang; Yen-Ju Su; Charles H.-P. Wen
- Published
- Publisher
- IEEE
- Journal / collection
- 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD)
- Research area
- Semiconductors
- Source type
- Conference paper
- DOI
- 10.1109/iccad66269.2025.11240651
The original publisher provides the full text and its access options.
Cite this source
Jiun-Cheng Tsai; Wei-Min Hsu; Kuei-Lin Wu; Hsuan-Ming Huang; Jen-Hang Yang; Heng-Liang Huang; Yen-Ju Su; Charles H.-P. Wen. MuSTNet: SAT-based Exact Multi-Stage Transistor Network Synthesis with Placement Awareness. 2025 IEEE/ACM International Conference On Computer Aided Design (ICCAD). 2025-10-26. https://doi.org/10.1109/iccad66269.2025.11240651