Skip to content
Independent research & intelligence
OPEN VARIABLE

Evidence-First Signal Intelligence

Menu

Research literature / Conference paper

Low Power SRAM Optimization Using Transistor Stacking and Multi-Threshold CMOS (MTCMOS)

Tejaswi Kulkarni; Vibha Vijaykumar; Vineeth Kumar; Shreyansh Arya; Kariyappa B.S

Published
Publisher
IEEE
Journal / collection
2025 9th International Conference on Computational System and Information Technology for Sustainable Solutions (CSITSS)
Research area
Semiconductors
Source type
Conference paper
DOI
10.1109/csitss67709.2025.11294362

Read the original source ↗

The original publisher provides the full text and its access options.

Cite this source

Tejaswi Kulkarni; Vibha Vijaykumar; Vineeth Kumar; Shreyansh Arya; Kariyappa B.S. Low Power SRAM Optimization Using Transistor Stacking and Multi-Threshold CMOS (MTCMOS). 2025 9th International Conference on Computational System and Information Technology for Sustainable Solutions (CSITSS). 2025-11-20. https://doi.org/10.1109/csitss67709.2025.11294362

Download RIS