Twin 2T0C DRAM Cells with Underlapped Gate-All-Around Write Transistor
MinJae Kim; Woojoo Lee; Wonbo Shim; Jang-Gn Yun; Il Hwan Cho
- Published
- Publisher
- Springer Science and Business Media LLC
- Journal / collection
- Journal of Electrical Engineering & Technology
- Research area
- Semiconductors
- Source type
- Journal article
- DOI
- 10.1007/s42835-025-02396-y
The original publisher provides the full text and its access options.
Cite this source
MinJae Kim; Woojoo Lee; Wonbo Shim; Jang-Gn Yun; Il Hwan Cho. Twin 2T0C DRAM Cells with Underlapped Gate-All-Around Write Transistor. Journal of Electrical Engineering & Technology. 2025-08-20. https://doi.org/10.1007/s42835-025-02396-y