Skip to content
OPEN VARIABLE

Evidence-First Signal Intelligence

Menu

Research literature / Journal article

P-Type SnO Thin-Film Transistor With Scaled Channel Lengths for High-Density Monolithic Integration in Complementary Logic Circuits Applications

Tsung-Che Chiang; Zhen-Hao Li; Cheng-Wei Wang; Pei-Yun Huang; Jo-Lin Chen; Yu-Ming Zhang; Yao-Chen Chien; Kai-Cheng Syu; You-Syuan Zhou; Po-Tsun Liu

Published
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Journal / collection
IEEE Electron Device Letters
Research area
Semiconductors
Source type
Journal article
DOI
10.1109/led.2025.3549439

Read the original source ↗

The original publisher provides the full text and its access options.

Cite this source

Tsung-Che Chiang; Zhen-Hao Li; Cheng-Wei Wang; Pei-Yun Huang; Jo-Lin Chen; Yu-Ming Zhang; Yao-Chen Chien; Kai-Cheng Syu; You-Syuan Zhou; Po-Tsun Liu. P-Type SnO Thin-Film Transistor With Scaled Channel Lengths for High-Density Monolithic Integration in Complementary Logic Circuits Applications. IEEE Electron Device Letters. 2025-05. https://doi.org/10.1109/led.2025.3549439

Download RIS