Skip to content
Independent research & intelligence
OPEN VARIABLE

Evidence-First Signal Intelligence

Menu

Research literature / Preprint / posted paper

H- SPICE Simulation of Graphene Nanoribbon Field-Effect Transistor Ternary Logic Gates: A Power-Delay Optimal Implementation of Multiple-Valued Logic Circuits

Jetya Banothu¹; Sangeeta Nakhate²

Published
Publisher
Springer Science and Business Media LLC
Research area
Semiconductors
Source type
Preprint / posted paper
DOI
10.21203/rs.3.rs-9499643/v1

Read the original source ↗

This is a preprint or other posted paper. Check the original source for its review and publication status.

The original publisher provides the full text and its access options.

Cite this source

Jetya Banothu¹; Sangeeta Nakhate². H- SPICE Simulation of Graphene Nanoribbon Field-Effect Transistor Ternary Logic Gates: A Power-Delay Optimal Implementation of Multiple-Valued Logic Circuits. Springer Science and Business Media LLC. 2026-07-01. https://doi.org/10.21203/rs.3.rs-9499643/v1

Download RIS