Skip to content
OPEN VARIABLE

Evidence-First Signal Intelligence

Menu

Research literature / Journal article

Design Guidelines for Oxide Semiconductor Gain Cell Memory on a Logic Platform

Shuhan Liu; Koustav Jana; Kasidit Toprasertpong; Jian Chen; Zheng Liang; Qi Jiang; Sumaiya Wahid; Shengjun Qin; Wei-Chen Chen; Eric Pop; H.-S. Philip Wong

Published
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Journal / collection
IEEE Transactions on Electron Devices
Research area
Semiconductors
Source type
Journal article
DOI
10.1109/ted.2024.3372938

Read the original source ↗

The original publisher provides the full text and its access options.

Cite this source

Shuhan Liu; Koustav Jana; Kasidit Toprasertpong; Jian Chen; Zheng Liang; Qi Jiang; Sumaiya Wahid; Shengjun Qin; Wei-Chen Chen; Eric Pop; H.-S. Philip Wong. Design Guidelines for Oxide Semiconductor Gain Cell Memory on a Logic Platform. IEEE Transactions on Electron Devices. 2024-05. https://doi.org/10.1109/ted.2024.3372938

Download RIS