Skip to content
OPEN VARIABLE

Evidence-First Signal Intelligence

Menu

Research literature / Conference paper

TransPlace: A Scalable Transistor-Level Placer for VLSI Beyond Standard-Cell-Based Design

Chen-Hao Hsu; Xiaoqing Xu; Hao Chen; Dino Ruic; David Z. Pan

Published
Publisher
IEEE
Journal / collection
2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC)
Research area
Semiconductors
Source type
Conference paper
DOI
10.1109/asp-dac58780.2024.10473978

Read the original source ↗

The original publisher provides the full text and its access options.

Cite this source

Chen-Hao Hsu; Xiaoqing Xu; Hao Chen; Dino Ruic; David Z. Pan. TransPlace: A Scalable Transistor-Level Placer for VLSI Beyond Standard-Cell-Based Design. 2024 29th Asia and South Pacific Design Automation Conference (ASP-DAC). 2024-01-22. https://doi.org/10.1109/asp-dac58780.2024.10473978

Download RIS