Skip to content
OPEN VARIABLE

Evidence-First Signal Intelligence

Menu

Research literature / Conference paper

Designing and Utilizing of Novel Pass Transistor Logic for Low Power CMOS Full Adder

Paramita Chowdhury; Arnesh Halder; Ankit Mahata; Anshu Das; Molla Safidur Rahaman; Sunipa Roy

Published
Publisher
IEEE
Journal / collection
2025 IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation (IATMSI)
Research area
Semiconductors
Source type
Conference paper
DOI
10.1109/iatmsi64286.2025.10984669

Read the original source ↗

The original publisher provides the full text and its access options.

Cite this source

Paramita Chowdhury; Arnesh Halder; Ankit Mahata; Anshu Das; Molla Safidur Rahaman; Sunipa Roy. Designing and Utilizing of Novel Pass Transistor Logic for Low Power CMOS Full Adder. 2025 IEEE International Conference on Interdisciplinary Approaches in Technology and Management for Social Innovation (IATMSI). 2025-03-06. https://doi.org/10.1109/iatmsi64286.2025.10984669

Download RIS