MODIFIED FULL SWING FULL ADDER BASED ON COMPLEMENTARY PASS TRANSISTOR LOGIC (CPL) FOR LOW POWER APPLICATIONS
T.Jyothi Rajasri; U.Prakash U.Prakash; Y.Subhash Y.Subhash; V.Sairam V.Sairam; P. Arudra, Ch. Sridevi
- Published
- Publisher
- IJ Research Organization
- Journal / collection
- International Journal of Research and Analytical Reviews
- Research area
- Semiconductors
- Source type
- Journal article
- DOI
- 10.56975/ijrar.v11i1.331871
The original publisher provides the full text and its access options.
Cite this source
T.Jyothi Rajasri; U.Prakash U.Prakash; Y.Subhash Y.Subhash; V.Sairam V.Sairam; P. Arudra, Ch. Sridevi. MODIFIED FULL SWING FULL ADDER BASED ON COMPLEMENTARY PASS TRANSISTOR LOGIC (CPL) FOR LOW POWER APPLICATIONS. International Journal of Research and Analytical Reviews. 2024. https://doi.org/10.56975/ijrar.v11i1.331871