Simultaneous Optimization of Various-Sized SRAM Instances Through Machine Learning-Driven Transistor Sizing and Leafcell Circuit Pool Construction
Seokhun Kim; Junseo Lee; Dongho Kim; Jihwan Park; Sangheon Lee; Hanwool Jeong
- Published
- Publisher
- Institute of Electrical and Electronics Engineers (IEEE)
- Journal / collection
- IEEE Transactions on Circuits and Systems I: Regular Papers
- Research area
- AI & compute
- Source type
- Journal article
- DOI
- 10.1109/tcsi.2025.3531948
The original publisher provides the full text and its access options.
Cite this source
Seokhun Kim; Junseo Lee; Dongho Kim; Jihwan Park; Sangheon Lee; Hanwool Jeong. Simultaneous Optimization of Various-Sized SRAM Instances Through Machine Learning-Driven Transistor Sizing and Leafcell Circuit Pool Construction. IEEE Transactions on Circuits and Systems I: Regular Papers. 2025-07. https://doi.org/10.1109/tcsi.2025.3531948