Skip to content
OPEN VARIABLE

Evidence-First Signal Intelligence

Menu

Research literature / Conference paper

3-D Mirror-Bit SONOS Memory Device with a Vertical-Channel Select Gate Transistor

Jingsong Peng; Kegang Zhang; Ning Wang; Binghan Li; Shijin Ding

Published
Publisher
IEEE
Journal / collection
2025 Conference of Science and Technology of Integrated Circuits (CSTIC)
Research area
Semiconductors
Source type
Conference paper
DOI
10.1109/cstic64481.2025.11017807

Read the original source ↗

The original publisher provides the full text and its access options.

Cite this source

Jingsong Peng; Kegang Zhang; Ning Wang; Binghan Li; Shijin Ding. 3-D Mirror-Bit SONOS Memory Device with a Vertical-Channel Select Gate Transistor. 2025 Conference of Science and Technology of Integrated Circuits (CSTIC). 2025-03-24. https://doi.org/10.1109/cstic64481.2025.11017807

Download RIS