Skip to content
OPEN VARIABLE

Evidence-First Signal Intelligence

Menu

Research literature / Conference paper

Development of Low Power Energy Efficient 32nm SRAM Utilizing Sleep Transistor Technology

Mahendran N; Harshini M; Arthi S; Bhavadharani K; Booma R

Published
Publisher
IEEE
Journal / collection
2024 10th International Conference on Advanced Computing and Communication Systems (ICACCS)
Research area
Semiconductors
Source type
Conference paper
DOI
10.1109/icaccs60874.2024.10717063

Read the original source ↗

The original publisher provides the full text and its access options.

Cite this source

Mahendran N; Harshini M; Arthi S; Bhavadharani K; Booma R. Development of Low Power Energy Efficient 32nm SRAM Utilizing Sleep Transistor Technology. 2024 10th International Conference on Advanced Computing and Communication Systems (ICACCS). 2024-03-14. https://doi.org/10.1109/icaccs60874.2024.10717063

Download RIS